Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Price for Eshop: 2520 Kč (€ 100.8)
VAT 0% included
New
E-book delivered electronically online
E-Book information
Annotation
This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.
Ask question
You can ask us about this book and we'll send an answer to your e-mail.